S. A. M. G. M. R. V. A. G. K., “Design and Performance Analysis of Arithmetic Circuits using Hybrid CMOS Logic and GDI Based Full Adder”, IJRMEE, vol. 2, no. 4, pp. 09–13, Apr. 2015.