, S. A. M. G. M. R. V. A. G. K. Design and Performance Analysis of Arithmetic Circuits Using Hybrid CMOS Logic and GDI Based Full Adder. IJRMEE 2015, 2, 09-13.